Harvard Architecture

Beschreibung

Some notes on Harvard Architecture
Max Williams
Notiz von Max Williams, aktualisiert more than 1 year ago
Max Williams
Erstellt von Max Williams vor fast 8 Jahre
156
1

Zusammenfassung der Ressource

Seite 1

Harvard Architecture

Harvard Architecture Disclaimer: I (Charlotte Turner) am in no way responsible for anything written here It got worse after I copied and pasted Von neumann: Most desktop computers Harvard - used to solve the problem of a bottleneck data bus in the Von Neumann machine Harvard: Other devicesPros: Faster data transfer through CPU. Parallel access is available. Instructions executed in one cycle. Good for small embedded computers The CPU can read instructions and perform data memory access at the same time Cons: Production of a computer with 2 buses is more expensive. Free data memory cannot be used for instruction. In Harvard architecture, the data bus and address bus are separate. That means a greater flow of data is possible through the central processing unit, and with that a greater speed of work. Separating a programme from data memory makes it further for instructions not to have to be 8-bit words. For example the Microchip PIC16F84 microcontroller uses 14 bits for instructions which allows for all instructions to be one word instructions. It is also typical for Harvard architecture to have fewer instructions than Von-Neumann's, and to have instructions usually executed in one cycle.

Zusammenfassung anzeigen Zusammenfassung ausblenden

ähnlicher Inhalt

Computing Hardware - CPU and Memory
ollietablet123
A level Computing Quiz
Zacchaeus Snape
Types and Components of Computer Systems
Jess Peason
Input Devices
Jess Peason
SFDC App Builder 2
Parker Webb-Mitchell
Data Types
Jacob Sedore
Intake7 BIM L1
Stanley Chia
Output Devices
Jess Peason
Software Processes
Nurul Aiman Abdu
Design Patterns
Erica Solum
CCNA Answers – CCNA Exam
Abdul Demir