Erstellt von Nathan Hall
vor mehr als 8 Jahre
|
||
CPU
Clock Speed
Registers
PC
MDR
MAR
CIR
ACC
General Purpose Registers
Buses
Data Bus
Address Bus
Control Bus
ALU
CU
Improving CPU performance
Von Neumann Architecture
Von Neumann Bottleneck
Harvard Architecture
Parallel Processing
Distributed Computing
SIMD
MIMD
RISC
CISC
RISC VS CISC
Input Device
Output Device
Storage Considerations
Optical Storage
Flash Storage
Magnetic Storage
Hybrid Drives
Virtual Storage
RAM
ROM
Cache Level Speeds