Fetch, Decode & Execute Cycle

Descripción

GCSE Computing Mapa Mental sobre Fetch, Decode & Execute Cycle, creado por M O el 05/01/2019.
M O
Mapa Mental por M O, actualizado hace más de 1 año
M O
Creado por M O hace casi 6 años
268
0

Resumen del Recurso

Fetch, Decode & Execute Cycle
  1. The Fetch Step
    1. 1. Retrieve instruction from MAR and store in CIR
      1. 2. Address of instruction is stored in PC (a register)
        1. 3. Instructions are then passed to MAR
          1. 4. Instruction is fetched and PC is updated
          2. The Decode Step
            1. 1. CPU identifies the op-code
              1. - This tells it what operation to preform
              2. 2. CPU decodes the instruction in order to carry it out
              3. The Execute Step
                1. 1. CU links parts of CPU that are needed to execute the instruction
                  1. - The CPU is designed to understand a set of instructions
                2. Abbreviations
                  1. CPU - Central Processing Unit
                    1. CU - Control Unit
                      1. CIR - Current Instruction Register
                        1. MAR - Memory Address Register
                          1. MDR - Memory Data Register
                            1. PC - Program Counter
                              1. ALU - Arithmetic Logic Unit
                              Mostrar resumen completo Ocultar resumen completo

                              Similar

                              Computing Hardware - CPU and Memory
                              ollietablet123
                              Types and Components of Computer Systems
                              Jess Peason
                              Input Devices
                              Jess Peason
                              SFDC App Builder 2
                              Parker Webb-Mitchell
                              Data Types
                              Jacob Sedore
                              Intake7 BIM L1
                              Stanley Chia
                              Output Devices
                              Jess Peason
                              Software Processes
                              Nurul Aiman Abdu
                              Design Patterns
                              Erica Solum
                              CCNA Answers – CCNA Exam
                              Abdul Demir
                              Abstraction
                              Shannon Anderson-Rush