null
US
Sign In
Sign Up for Free
Sign Up
We have detected that Javascript is not enabled in your browser. The dynamic nature of our site means that Javascript must be enabled to function properly. Please read our
terms and conditions
for more information.
Next up
Copy and Edit
You need to log in to complete this action!
Register for Free
3827442
Vhdl source file
Description
CSD project_1 (EX1A)
No tags specified
vhdl
design_1
csd
Mind Map by
Cristina Pérez9355
, updated more than 1 year ago
More
Less
Created by
Cristina Pérez9355
about 9 years ago
35
0
0
Resource summary
Vhdl source file
synthesis
circuit synthesized for a target chip PDL, FPGA
VHDL-based simulation TestBench
behavioral high-level simulation
Gate-level simulation
Run simulation
LAB test & measurements
Circuit_1.vhd
writing a text file scriptum editor
equation
schematic entry translation
schematic
Show full summary
Hide full summary
Want to create your own
Mind Maps
for
free
with GoConqr?
Learn more
.
Similar
Descripción de hardware en VHDL
BENIGNO MUÑOZ
MINISTERIO DE CULTURA
Raúl Espiña
Pensamiento Lógico Computacional
Bosco Cortés
EXAMEN 3
wilson ac
VHDL
Fabian Fonseca Edgar
Diffusion and osmosis
eimearkelly3
Key Shakespeare Facts
Andrea Leyden
English Literature Key Terms
charlotteoom
History- Religion and medicine
gemma.bell
Using GoConqr to study History
Sarah Egan
Historical Context of The Handmaid's Tale
Summer Pearce
Browse Library