3885825
Description
Mind Map by cristinaaa.perez, updated more than 1 year ago
|
Created by cristinaaa.perez
about 9 years ago
|
|
Truth Table, inputs-outputs
- MINILOG
- SOP
- POS
- Simplify the equations
- Transform into a VHDL file
- Example: P <= (X and Y and Z)
- ispLEVER
- Implementate
- ActiveHDL
- Simulations and results
- Simulations and results
- ActiveHDL
- Implementate
- Example: P <= (X and Y and Z)
- Transform into a VHDL file
- Simplify the equations
- SOP
Want to create your own Mind Maps for free with GoConqr? Learn more.