Kopieren und bearbeiten

NTEN 111 - Midterm 1 Study Guide

Beschreibung

Preperation for NTEN 111 at Okanagan College (2015, Berg)
j.salvino
Quiz von j.salvino, aktualisiert more than 1 year ago
j.salvino
Erstellt von j.salvino vor etwa 9 Jahre
29
0
0

Zusammenfassung der Ressource

Frage 1

Frage
Which of the following problems would NOT being identified during POST?
Antworten
  • memory failure
  • bad monitor
  • bad video card
  • faulty CPU

Frage 2

Frage
In the figure below, Item D is the _______.
Image:
55b444a2-1fee-4466-94d9-b4ad0773de09 (image/jpeg)
Antworten
  • system board connections for IDE and floppy drives
  • DIMM slots
  • P1 power connection on the system board
  • PCI local bus slots

Frage 3

Frage
The correct order of the boot process is:
Antworten
  • POST, User is able to execute application software, ROM BIO searches for and loads OS, OS configures the system and completes loading
  • POST, ROM BIO searches for and loads OS, OS configures the system and completes loading, User is able to execute application software
  • POST, OS configures the system and completes loading, User is able to execute application software
  • POST, User is able to execute application software, OS configures the system and completes loading, ROM BIO searches for and loads OS

Frage 4

Frage
What's the first thing the Startup BIOS looks for on a hard drive during boot up?
Antworten
  • DOS Boot Record
  • Master Boot Record Correct
  • NT Boot Record
  • Piece of Pie

Frage 5

Frage
POST stands for:
Antworten
  • partial operating system test
  • Power-off self test
  • Power-on self test
  • Pre-operational system test
  • None of the above

Frage 6

Frage
Which of the following is NOT a motherboard form factor:
Antworten
  • ATX
  • Micro-PTX
  • LPX
  • BTX
  • AT

Frage 7

Frage
Which statement is NOT true about CMOS chips:
Antworten
  • They maintain their settings long after you remove the CMOS battery
  • They generally hold between 64 bytes and 512 bytes of memory
  • They are sometimes referred to as NVRAM
  • They contain resource settings for plug-and-play devices in the ESCD
  • They contain the Real Time Clock that holds PC's time and date settings

Frage 8

Frage
How many of the following components are part of the CPU? • ALU • Real Time Clock • branch predictor • Registers • Program Counter
Antworten
  • 1
  • 2
  • 3
  • 4
  • 5

Frage 9

Frage
Which is commonly used to reference the process of division and multiplication of the system clock achieve the desired frequency?
Antworten
  • Doubler and Tripler clocks
  • Derived System Clocks
  • Multiplier and Divider Clocks
  • Frequency Multiplexers

Frage 10

Frage
Which term is commonly used to reference the process of division and multiplication of the system clock to achieve the desired frequency?
Antworten
  • Doubler and Tripler clocks
  • Derived System Clocks
  • Multiplier and Divider clocks
  • Frequency Multiplexers

Frage 11

Frage
Secondary cache, also called ______ cache, may be located either in the CPU cartridge or on the system board near the CPU.
Antworten
  • L1
  • L2
  • L3
  • L4

Frage 12

Frage
How many of the following items are true regarding cache? ◦ Cache uses DRAM with is faster that SRAM (found in main memory) ◦ Cache is not always found in the CPU ◦ Cache is designed as temporary storage for the CPU ◦ The size of cache is matched to be equal to the amount of main memory in the computer
Antworten
  • 0
  • 1
  • 2
  • 3
  • 4

Frage 13

Frage
Early Pentium CPUs are said to have multi-processing capabilities because they ____________
Antworten
  • Can process data coming in while sending data out
  • Have the ability to exist with other processors
  • Use multiple registers
  • Contain two Arithmetic Logic Units Correct

Frage 14

Frage
Secondary cache, also called ______ cache, may be located either in the CPU cartridge or on the system board near the CPU.
Antworten
  • L4
  • L3
  • L2
  • L1

Frage 15

Frage
Different speeds for computer components are achieved by using what is called ___________.
Antworten
  • Frequency Multiplexers
  • Multiplier and Divider clocks
  • Derived System Clocks
  • Doubler and Tripler clocks

Frage 16

Frage
Which part of the Accelerated Hub Architecture chipset does the Memory bus connect to on modern system boards.
Antworten
  • I/O Controller Hub
  • ISA bus
  • Graphics Memory Controller Hub
  • South Bridge

Frage 17

Frage
The amount of addressable memory is determined by the size of the address bus.
Antworten
  • True
  • False

Frage 18

Frage
The Multiplier is the term used to describe the ________________
Antworten
  • the ratio of the Backside Bus speed to the Memory Bus speed
  • the ratio of the Backside Bus speed to the CPU operating speed
  • the ratio of the CPU operating speed to the Front Side Bus speed
  • the ratio of the PCI bus speed to the Memory Bus speed

Frage 19

Frage
The front side bus connects the CPU to the ______.
Antworten
  • coprocessor
  • L1 cache
  • system clock
  • memory bus

Frage 20

Frage
A unit that attempts to guess which instruction will be executed next when the processor encouters a conditional jump
Antworten
  • Control Unit
  • Branch Predictor
  • Hyper-Threading Technology
  • Cache

Frage 21

Frage
A unit that controls the operations of all components in the processor and executes conditional instructions
Antworten
  • control unit
  • Instruction Register
  • Branch Predictor
  • ALU

Frage 22

Frage
Allows access to the hard disk drive, USB ports and other I/O devices
Antworten
  • Cache
  • Program Counter
  • North Bridge
  • South Bridge

Frage 23

Frage
Allows access to the RAM and video card
Antworten
  • North Bridge
  • South Bridge
  • West Bridge
  • East Bridge

Frage 24

Frage
A processor design where the circuitry for each stage of the pipeline is duplicated to allow multiple instructions to pass through in parallel
Antworten
  • Cache
  • Arithmetic Logic Unit
  • Hyper-Threading Technology
  • Superscalar Architecture

Frage 25

Frage
An internal memory location that contrains the instruction that is to be executed.
Antworten
  • Cache
  • Instruction Register
  • Branch Predictor
  • South Bridge

Frage 26

Frage
The part of the CPU that processes arithmetic and logical instructions
Antworten
  • Floating Point Unit
  • Arithmetic Logic Unit
  • Multiplier Bus
  • Divisor Programming Unit

Frage 27

Frage
An internal memory location that contains the address of the next instruction to be executed
Antworten
  • Counting Register
  • Address Bus Architecture
  • Address Memory Unit
  • Program Counter

Frage 28

Frage
Used as temporary storage for the CPU
Antworten
  • RAM
  • ROM
  • Cache
  • Hard Disk Drive

Frage 29

Frage
The ___________ contains a group of secondary chips that relieves the CPU of processing traffic to and from all the buses and controllers on the system board.
Antworten
  • DMA Controller
  • IRQ Controller
  • Chipset
  • Super I/O

Frage 30

Frage
Which three Buses connect to the GMCH in the Accelerated Hub Architecture Chipset design developed by Intel ? (Select three)
Antworten
  • ISA
  • System
  • AGP
  • Memory
  • VESA-Local Bus
  • PCI

Frage 31

Frage
With 486 and higher CPUs, the cache controller is ________.
Antworten
  • attached to the CMOS chip
  • not required, as the CPU itself controls the cache
  • housed on the system board
  • embedded in the CPU chip

Frage 32

Frage
Although different manufacturers may refer it with different proprietary names, the fast end of the Chipset Hub Architecture is still commonly referred to as the hub's ________.
Antworten
  • Fast Bridge
  • ICH
  • North Bridge
  • South Bridge

Frage 33

Frage
Which of the following items relieves the CPU of processing traffic to and from all the buses and controllers on the system board?
Antworten
  • IRQ Controller
  • Chipset
  • DMA Controller
  • Super I/O

Frage 34

Frage
The fast end of the Chipset Hub Architecture is still often referred to as the hub's ________.
Antworten
  • South Bridge
  • North Bridge
  • ICH
  • East Bridge
  • West Bridge

Frage 35

Frage
How many of the following buses connect to the GMCH in the Accelerated Hub Architecture Chipset? •PCI • System • Memory • AGP • ISA • VESA-Local Bus
Antworten
  • 1
  • 2
  • 3
  • 4
  • 5

Frage 36

Frage
Early IDE drives followed the IDE/ATA (Integrated Device Electronics AT Attachment) standard which used CHS mode translation and limited drive size to _____ Megabytes.
Antworten
  • 356
  • 504
  • 768
  • 943

Frage 37

Frage
A SCSI chain must be terminated either by a passive, active or forced perfect terminator.
Antworten
  • True
  • False

Frage 38

Frage
With IDE drives, the OS executes the remainder of the format process. This is known as a _____. Select one:
Antworten
  • low level format
  • high-level format
  • partition
  • part

Frage 39

Frage
Beginning with IDE technology, the number of sectors per track varied depending on the location of the track.
Antworten
  • True
  • False

Frage 40

Frage
Which SCSI ID would usually be used for Hard Drives?
Antworten
  • 0
  • 2
  • 4
  • 7

Frage 41

Frage
In a process called _____, track and sector markings are written on the hard drive at the factory.
Antworten
  • high-level formatting
  • low level formatting
  • partitioning
  • parking

Frage 42

Frage
IDE drives use a _____-pin cable.
Antworten
  • 34
  • 40
  • 50
  • 68

Frage 43

Frage
LBA, or logical block addressing, is the most suitable translation mode for large capacity drives in use today.
Antworten
  • True
  • False

Frage 44

Frage
What newer technology is being used to replace the 40 pin ribbon cables that have been used in the past for Hard Drives?
Antworten
  • Parallel ATA
  • Serial ATA
  • Synchronous ATA
  • Single Mode ATA

Frage 45

Frage
Low level formatting of an IDE drive could permanently destroy the drive data and render the drive unusable.
Antworten
  • True
  • False

Frage 46

Frage
Zone Bit Recording means ___________________
Antworten
  • the number of sectors/track vary depending on the location of the track.
  • the tracks are arranged so the same number of sectors are used for all tracks.
  • each bit is recorded one zone at a time
  • a type of logical method of addressing larger capacity drives

Frage 47

Frage
Serial ports transmit data one byte at a time.
Antworten
  • True
  • False

Frage 48

Frage
Which of the following is NOT a type of parallel port?
Antworten
  • SPP
  • EPP
  • ECP
  • EDP

Frage 49

Frage
Parallel ports transmit data in parallel, _____ bit(s) at a time.
Antworten
  • 1
  • 2
  • 4
  • 8

Frage 50

Frage
When the hard drive BIOS communicates with the system BIOS in a translation method unrelated to cylinders, heads and sectors, _______ mode is being used.
Antworten
  • Normal
  • LBA
  • CHS
  • ECHS

Frage 51

Frage
Which of the following is true about SCSI vs EIDE?
Antworten
  • EIDE is harder to set up than SCSI
  • SCSI is faster and more expensive
  • EIDE is faster and more expensive
  • SCSI is more popular than EIDE

Frage 52

Frage
The IDE/ATA standard for a hard drive set the maximum values for Cylinders/Heads/Sectors to be 65,536/16/256. Based on this CHS calculation, what will be the maximum hard drive capacity allowed?
Antworten
  • 504 MB
  • 7.88 Gbits
  • 128 GB
  • 7.88 GB

Frage 53

Frage
In IDE and SCSI drives, a(n) _____ is mounted on a circuit board on the drive housing and is an integral part of the drive.
Antworten
  • adapter
  • ROM bios
  • CMOS chip
  • controller

Frage 54

Frage
The number of sides or surfaces of hard drive platters contained in a hard disk is also referred to as the number of _____.
Antworten
  • actuators
  • heads
  • platters
  • spindles

Frage 55

Frage
A null-modem cable can be used to directly connect two ____ devices.
Antworten
  • DTE
  • DCE
  • DCA
  • DMA

Frage 56

Frage
Which statement is NOT true about CMOS chips:
Antworten
  • They maintain their settings long after you remove the CMOS battery
  • They generally hold between 64 bytes and 512 bytes of memory
  • They are sometimes referred to as NVRAM
  • They contain resource settings for plug-and-play devices in the ESCD (Extended System Configuration Data) area
  • The contain the Real Time Clock that holds the PC’s time and date settings

Frage 57

Frage
The fast end of the Chipset Hub Architecture is still often referred to as the hub's ________.
Antworten
  • South Bridge
  • North Bridge
  • ICH
  • East Bridge
  • West Bridge

Frage 58

Frage
Parallel ports are only able to transmit data in one direction at any given time.
Antworten
  • True
  • False

Frage 59

Frage
Synchronous memory requires an external clock signal while Asynchronous does not.
Antworten
  • True
  • False

Frage 60

Frage
How many of the following statements are true? ◦ DRAM is always faster that SRAM ◦ SRAM is lower cost that DRAM ◦ Both DRAM and SRAM are available in synchronous and asynchronous forms ◦ Both SRAM and DRAM retains values when the power is off
Antworten
  • 0
  • 1
  • 2
  • 3
  • 4

Frage 61

Frage
How many of the following statements are true? ◦ DRAM does not require refreshing to hold data ◦ SRAM allows for faster data access that DRAM ◦ SRAM costs more than DRAM per byte ◦ SRAM and DRAM memory cells are the same physical size per byte
Antworten
  • 0
  • 1
  • 2
  • 3
  • 4

Frage 62

Frage
How many of the following statements are true? ◦ ECC and non-ECC memory cost the same ◦ The parity bit in parity memory can be used to reconstruct bad data ◦ ECC memory allows for the correction of single bit errors ◦ Non-parity memory can detect and correct memory errors
Antworten
  • 0
  • 1
  • 2
  • 3
  • 4

Frage 63

Frage
How many of the following statements are true? ◦ ECC and non-ECC memory cost the same ◦ The parity bit in parity memory can be used to reconstruct bad data ◦ ECC memory allows for the correction of single bit errors ◦ Non-parity memory can detect and correct memory errors
Antworten
  • Even
  • Odd

Frage 64

Frage
Which BUS version is set to replace AGP?
Antworten
  • PCIe
  • ISA
  • Infiniband
  • PCI-X

Frage 65

Frage
With parity memory, the 8th bit is used to store parity for the bytes and as a result can only store a 7-bit value.
Antworten
  • True
  • False

Frage 66

Frage
Synchronous SRAM is more expensive and about 30% slower than asynchronous SRAM.
Antworten
  • True
  • False

Frage 67

Frage
What kind of Parity checking is being used if the following byte of data and it's parity bit are correct: Value: 1011 0111 Parity Bit: 1
Antworten
  • even
  • equal
  • odd
  • balanced

Frage 68

Frage
Complete the following statement: _________ RAM holds data for a very short period of time and needs to be constantly refreshed, whereas _________ RAM, because of its construction, holds data until the power is turned off.
Antworten
  • PRAM, DRAM
  • SRAM, DRAM
  • DRAM, SRAM
  • SRAM, PRAM

Frage 69

Frage
What is the name given to the automatic detection of the Manufacturer BIOS timing settings for a specific memory module via an EEPROM chip?
Antworten
  • Ram Timing Detect
  • Auto-Timing Detect
  • Serial Presence Detect
  • Memory Alert

Frage 70

Frage
Generally speaking (and excluding Flash memory), RAM can be divided into two major categories, and those categories are static and dynamic.
Antworten
  • True
  • False

Frage 71

Frage
You have a system board that accepts DDR266 RAM (ie. twice clock speed) but whose actual clock speed for the memory bus is 133MHz. You are using the AMD Athlon chip (Comparable to PIII). What is the approximate possible throughput of the memory bus with this combination in gigabytes per second?
Antworten
  • 1.6GB/s
  • 2.1GB/s
  • 3.2GB/s
  • 1.06GB/s

Frage 72

Frage
One error-checking procedure for memory, whereby either every byte has an even number of ones or every byte has an odd number of ones is known as _____.
Antworten
  • checksum
  • bit parity
  • ESCD
  • PRAM

Frage 73

Frage
What type of bus is displayed in the figure below
Image:
856a0f4c-e3fd-49c5-ac2c-fc939a0a81cb (image/jpeg)
Antworten
  • 16-bit ISA
  • VESA
  • 8-bit ISA
  • PCI

Frage 74

Frage
The 16-bit ISA bus contains an extra ____ IRQ lines and ____ DMA channels above and beyond what is available for the 8 bit ISA Bus. (HINT: Remember DMA Channel 4 is used for the controller and not available to the bus)
Antworten
  • 6,3
  • 3,6
  • 5,3
  • 5,4

Frage 75

Frage
Which of the following is a list of expansion bus types ?
Antworten
  • MCA, PCI, Memory
  • ISA, EISA
  • ISA, PCD, AGD
  • PCI, DIMM, SIMM

Frage 76

Frage
The ______ ISA bus was so named because it had only an eight-bit data path.
Antworten
  • 4-bit
  • 8-bit
  • 16-bit
  • 32-bit

Frage 77

Frage
ECC may be present on DIMM module, and correct single bit errors when possible.
Antworten
  • True
  • False

Frage 78

Frage
DRAM SIMMs rapidly lose their data and must be refreshed every 3.86 milliseconds.
Antworten
  • True
  • False

Frage 79

Frage
Using even parity, the computer makes the parity bit a 1 or 0 to make the number of ones in a byte _____.
Antworten
  • even
  • equal
  • odd
  • balanced

Frage 80

Frage
All data stored in _____ is lost when the power is turned off.
Antworten
  • PRAM
  • RAM
  • ROM
  • CMOS

Frage 81

Frage
On AGP 8x bus, the maximum throughput is ___________ (The current specs on an AGP bus are 32 bit Data Path and a 66 MHz clock)
Antworten
  • 2.1 GB/s
  • 1.6 GB/s
  • 500 MB/s
  • 3.2 GB/s

Frage 82

Frage
The first expansion bus introduced in the 8086 processor IBM PC is called the _______ bus.
Antworten
  • S-100
  • 8-bit ISA
  • 16-bit ISA
  • EISA

Frage 83

Frage
ECC RAM differs from parity and nonparity RAM in that it can ______.
Antworten
  • retain data when the power is removed
  • detect errors
  • automatically save data to the hard drive
  • detect and potentially correct errors
Zusammenfassung anzeigen Zusammenfassung ausblenden

Möchten Sie mit GoConqr kostenlos Ihre eigenen Quiz erstellen? eigenen Mehr erfahren.

ähnlicher Inhalt

2. Weltkrieg: 1939-1945
JohannesK
Voci Unit 10
escobar.annelize
Post-colonialism and migration
steffen_1411
OEKO UniVie
Magdalena Zöschg
GPSY SOPS
Kim Wannenwetsch
PR 2017/18
Carmen Mai
THEO: POLKO Sophie Lecheler SS19
anna Meyer
MS-1.3 Foliensatz 6-7
Markus Voßmann
MS-1.3: Folienpaket 5
Stephanie Hendricks
Vetie Gerichtliche Veterinärmedizin
Fioras Hu
Vetie Berufsrecht 2021
Mascha K.
Bibliothek durchsuchen